Accurate Clock Models for Simulating Wireless Sensor Networks

F. Ferrari, A. Meier, L. Thiele TIK Institute – ETH Zurich



ICCR MICS lational Competence Center In Research Mobile Information and Communication Systems






Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Motivations: Hardware Clocks of Sensor Nodes

- Digital clocks
 - A counter counts time steps of an ideally fixed length
 - Reading of the counter at real-time t: h(t)
 - Ideal rate: $f(t) = dh(t) / dt \equiv 1$
- Sensor nodes are equipped with cheap oscillators

HW

- Rate fluctuates over time
 - due to changes in supply voltage, temperature, and aging
- Drift: $\rho(t) = dh(t) / dt 1$
- Drift variation: $\vartheta(t) = d^2 h(t) / dt^2$





CCR MICS ational Competence enter In Research obile Information and obile Information systems Swiss National Science Foundar



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich ×

Motivations: Time-Critical Protocols

- Time-critical protocols require accurate clock models for realistic simulation results
 - Several MAC protocols (e.g., TDMA) assume perfectly synchronized clocks
 - Clock drift has to be taken into account
 - Synchronization protocols (e.g., FTSP) estimate the drift of the HW clock
 - Linear regression on time values retrieved from neighbors
 - A model for HW clocks that assumes constant drift would lead to an unrealistic perfect synchronization



CCR MICS ational Competence enter In Research obile Information and ommunication Systems





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Hardware Clock: Models

- Tuning-fork $\rho(t) = -A \cdot (T(t) T_0)^2$
 - Drift as a direct function of temperature
- *Bounded-drift* $|\rho(t)| < \hat{\rho}$ - Drift limited by known bounds
- **Bounded-drift-variation** $|\vartheta(t)| < \hat{\vartheta}$ - Drift variation limited by known bounds
 - <u>Combined</u> $(|\rho(t)| < \hat{\rho}) \land (|\vartheta(t)| < \hat{\vartheta})$
 - Most general model, describes also the previous ones

HW time

 t_0

simulation time




CCR MICS ational Competence enter In Research lobile Information and ommunication Systems



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich Hardware Clock: Linear Piecewise Approximation

HW time

- Time is divided into intervals of length *t*_{int} with constant drift
 - Initial HW time and drift are sufficient for computing the approximated HW time within an interval





In the search in the search in the search in the search is the search is

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

5/

 $h^*(t)$

h(t)

Hardware Clock: Linear Piecewise Approximation

Maximum error introduced by the approximation: $\varepsilon = \vartheta \cdot t_{int}^2 / 8 \rightarrow \varepsilon \approx 0.125 \mu \text{ sec}$ with $t_{int} = 10 \text{ sec}$ - Validity range for the approximation: $t_{\rm int} \ll \hat{
ho} / \hat{\vartheta} \approx 10,000 \, {
m sec}$ HW time $h^*(t)$

ational Competence enter In Research

INDS NATIONAL SUISS SCHWEIZERISCHER NATIONALFOND obile Information and NDO NAZIONALE SVIZZERO mmunication Systems USS NATIONAL SCIENCE FOUNDATION


Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

 $t_{\rm int}$

simulation time

Clock Translation

- From simulation to HW time e.g., to provide current HW time 1. $k = \lfloor (t - t_0) / t_{int} \rfloor$ 2. $h^*(t) = h_k^*(\tilde{t}) = h_k(0) + \tilde{t} \cdot (1 + \rho_k^*)$
- From HW to simulation time e.g., to schedule an event by using HW time as the time reference
 - 1. find *k* such that $h_{k}(0) \leq h^{*}(t) \leq h_{k}(t_{int})$ 2. $t = t_{0} + k \cdot t_{int} + (h^{*}(t) - h_{k}(0)) / (1 + \rho_{k}^{*})$





ICCR MICS lational Competence center In Research Mobile Information and communication Systems





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Our Case Study

- Castalia (A. Boulis, <u>http://castalia.npc.nicta.com.au</u>)
 - WSNs simulator based on OMNeT++
 - Accurate model of the wireless channel and HW components
 - Provides time with constant drift to each node
 - Not sufficient for simulating time-critical applications
 - Manual translation to the OMNeT++ simulation time
 - A node only knows the time provided by its HW clock
 - Simulation time hidden from the application
 - HW time -> simulation time before scheduling events




CCR MICS ational Competence enter In Research Research Se obile Information and Research Sector formmunication Systems Sector





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Proposed Approach for Castalia





ICCR MICS

Center In Research


SNF National Competence FONDS NATIONAL SUISSE SCHWEIZERISCHER NATIONALFONDS lobile Information and FONDO NAZIONALE SVIZZERO communication Systems Swiss National Science Foundation

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Event Scheduling Interface


- New interface for scheduling events
 - Applications schedule events using HW time, the only time available on a real sensor node
 - Time translation is completely hidden
 - Clock Translator translates HW time to simulation time
 - OMNeT++ event scheduling methods are eventually called





Clock Translator: Sliding Storage Window

- Sliding storage window
 - Storing values for all intervals would generate a prohibitively high memory overhead



- Only one window of *s* intervals is stored at a time
- Window updated every *u* intervals, 0 < *u* ≤ *s*
- Events beyond the current window are kept in a local queue and scheduled when the time window is updated



Internal Competence enter In Research Iobile Information and ommunication Systems

FONDS NATIONAL SUISSE SCHWEIZERISCHER NATIONALFONDS FONDO NAZIONALE SVIZZERO SWISS NATIONAL SCIENCE FOUNDATIO SWISS NATIONAL SCIENCE FOUNDATIO


ÉTH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Evaluation

• Evaluated on four built-in Castalia applications

- Memory overhead
 - (16• N_{nodes}• s) Bytes
 - e.g., 150 nodes, 1000 intervals per window: 2400 KBytes
- Execution time overhead
 - About 11% when using an accurate drift clock model





ICCR MICS Intoila Competence enter In Research Iobile Information and communication Systems Substantiation Systems Subst

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Conclusions

- Our framework provides realistic clock models for simulation
 - Allows simulation of time-critical applications
 - MAC and synchronization protocols
 - Provides well-defined interfaces for scheduling events
 - Simulation time hidden from the application
 - Introduces minimal overhead
 - Easily extendable to other network simulators



CCR MICS ational Competence enter In Research lobile Information and ommunication Systems



TH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich